بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

Hardware Architectures for Post-Quantum Digital Signature Schemes

Deepraj Soni, Kanad Basu, Mohammed Nabeel, Najwa Aaraj, Marc Manzano, Ramesh Karri, 3030576817, 978-3030576813, 9783030576813, B08M3V7HDB

60,000 تومان
محصول مورد نظر موجود نمی‌باشد.

English | 2021 | PDF | 5 MB | 185 Pages

تعداد
نوع
  • {{value}}
کمی صبر کنید...

This book explores C-based design, implementation, and analysis of post-quantum cryptography (PQC) algorithms for signature generation and verification. The authors investigate NIST round 2 PQC algorithms for signature generation and signature verification from a hardware implementation perspective, especially focusing on C-based design, power-performance-area-security (PPAS) trade-offs and design flows targeting FPGAs and ASICs. Describes a comprehensive set of synthesizable c code base as well as the hardware implementations for the different types of PQC algorithms including lattice-based, code-based, and multivariate-based; Demonstrates the hardware (FPGA and ASIC) and hardware-software optimizations and trade-offs of the NIST round 2 signature-based PQC algorithms; Enables designers to build hardware implementations that are resilient to a variety of side-channels